M3102A PXIe Digitizers With Optional Real-Time Sequencing and FPGA Programming

500 MSa/s, 14 Bits, 4 Channels

Improve Your Measurement Fidelity, Signal Integrity and Measurement Throughput

The M3102A are high-performance, high-bandwidth digitizers with an advanced data acquisition system (DAQ). Performance meets simplicity thanks to easy-to-use programming libraries, real-time sequencing technology (Hard Virtual Instrumentation or HVI), and graphical FPGA programming technology.

Features

500 MSa/s simultaneous sampling, 14 bits, 4 channels, 200 MHz BW Advanced data acquisition system (DAQ)

- Flexible triggering (HW trigger, HVI trigger, SW trigger)
- Programmable cycles and data bursts to avoid PC saturation

Optional HW programming for high-performance applications

- Real-time sequencing (HVI technology)
- FPGA programming
 - o Xilinx Kintex-7, 325T or 410T FPGA

Up to 2 GB of onboard RAM (~ 1 Gsamples)

Mechanical/interface

- 1 slot 3U (PXIe)
- PCle Gen 1
- Independent DMA channels for fast and efficient data transfer





Applications

- General purpose digitizer
- BB electronics designs and manufacturing in wireless devices
- R&D/scientific research equipment
- Aerospace & defense (A/D), angle of arrival (AoA)



Programming Technology and Software Tools

Software programming

 Easy-to-use native programming libraries for most common languages: C, C++, Visual Studio, LabVIEW, MATLAB, Python

Hardware programming (optional)

- Real-time sequencing (Hard Virtual Instrumentation or HVI technology)
 - Graphical flowchart-style M3601A design environment (-HV1 option required on HW)
 - Ultra-fast, fully-parallelized hard real-time execution
 - Ultra-fast, time-deterministic decision-making
 - o Off-the-shelf inter-module synchronization & data exchange
- FPGA programming
 - FPGA design environment and BSP support
 - Supports VHDL, Verilog and Xilinx projects, and Xilinx IP Catalog
 - Ultra-fast, one-click compiling and on-the-fly programming

SD1 2.x and SDI 3.x differences

Keysight SD1 2.x software has been upgraded to 3.x. The key differences are listed in the table below. For more detail on SD1 3.x software, refer to the Start Up Guide M3xxx-90002.



The 3.X version of software does not support programs using the M3601A or the M3602A applications. You will have to transition to KS2201A and KF9000A respectively.

SD1 software features	Legacy (SD1 2.1.x)	New (SD1 3.x)				
Software						
Design Environment	M3601A HVI design environment (ProcessFlow)	KS2201A PathWave Test Sync Executive (HVI2 technology)				
	M3602A FPGA design environment (FPGAFlow)	KF9000A PathWave FPGA Programming Environment (commonly known as PathWave FPGA)				
HVI Technology	Graphical M3601A for HV1	KS2201A PathWave Test Sync				
	HVI-C API (through SD1 installer)	Executive (HVI2 Core API through a separate HVI installer)				
FPGA Programming	Graphical M3602A	KF9000A PathWave FPGA (BSP				
	PathWave FPGA (BSP for SD1 2.1.x only)	installer for each supported module is required)				
Soft Front Panel (SFP)	Available	Available				
Programming Interface	Python ¹ , C++, C#, LabVIEW, MATLAB	Python ¹ , C, C++, C#, LabVIEW, MATLAB				
Supported Operating System	Windows 10 (32 / 64 bit)	Windows 10 (64 bit)				

SD1 software features	Legacy (SD1 2.1.x)	New (SD1 3.x)				
Hardware modules						
M3202A (AWG 1G)	FW version < 4.0 (CH4) (CLF) (K16, K32, K41)	FW version > =4.0 (CH4) (CLF) (K16, K32, K41)				
	BSP available (K32, K41)	BSP available (K32, K41)				
M3201A (AWG 500)	FW version < 4.0 (CH4) (CLF) (K16, K32, K41)	FW version > =4.0 (CH4) (CLF) (K16, K32, K41)				
	BSP available (K32, K41)	BSP available (K32, K41)				
M3102A (DIG 500)	FW version < 2.0 (CH4) (CLF) (K16, K32, K41)	FW version > =2.0 (CH4) (CLF) (K16, K32, K41)				
	BSP available (K32, K41)	BSP available (K32, K41)				
M3100A (DIG 100)	FW version < 2.0 (CH4 or CH8) (CLF) (K16, K32, K41)	FW version > =2.0 (CH4 or CH8) (CLF) (K32, K41)				
	BSP available (K32, K41)	BSP available (K32, K41)				
M3302A (COMBO 500 500)	FW version < 4.0 (CH2 AWG - CH2 DIG) (CLF) (K32*, K41)	FW version > =4.0 (CH2 AWG - CH2 DIG) (CLF) (K41)				
	BSP available (K32*, K41)	BSP available (K41)				
M3300A (COMBO 500 100)	FW version < 4.0 (CH2 AWG - CH4 DIG or CH4 AWG - CH8 DIG) (CLF) (K32*, K41)	FW version > =4.0 (CH2 AWG - CH4 DIG or CH4 AWG - CH8 DIG) (CLF) (K41)				
	BSP available (K32*)	BSP available (K41)				
No programming						
Easily configurable SD1 SFP	(software front panel) interface for e	ach connected module				

^{1.} HVI programming is supported with Python version 3.7 only.

PXIe Arbitrary Waveform Generators, Digitizers and Combination Modules

		Outputs (AWGs)				Inputs (Digitizers)			
Product	Туре	Speed (MSa/s)	Bits	Ch	BW (MHz)	Speed (MSa/s)	Bits	Ch	BW (MHz)
M3202A	AWG	1000	14	4	DC-400				
M3201A	AWG	500	16	4	DC-200				
M3102A	Digitizer					500	14	4	DC-200
M3100A	Digitizer					100	14	4/8	DC-100
M3302A	Combo	500	16	2	DC-200	500	14	2	DC-200
M3300A	Combo	500	16	2/4	DC-200	100	14	4/8	DC-100

^{*} This Hardware Option cannot be procured. Contact Keysight Support for more information..

Ordering Information ¹

Product	Description
M3102A	PXIe digitizer: 500 MSa/s, 14 Bits
M3102A-CH4	Four channels ²
M3102A-CLF	Fixed sampling clock, low jitter ²
M3102A-M01 / -M12 / -M20	Memory 16 MB ² , 8 MSamples / 128 MB, 60 MSamples / 2 GB, 1 GSamples
HW Programming Options	Description
M3102A-HVI	Enables HVI programming, requires the -HV1 option and the HVI software license (KS2201A)
M3102A-FP1	Enables FPGA programming, requires -K41 option and an FPGA design environment license (KF9000A)
M3102A-K32 / K41	FPGA, Xilinx 7K325T / 7K410T, required for -FP1 option only (needs memory option -M20)
Related Software ³	Description
M3601A	HVI design environment
M3602A	FPGA design environment
KS2201A	PathWave Test Sync Executive
KF9000A	PathWave FPGA

All options must be selected at time of purchase and are not upgradable
These options represent the standard configuration
M3601A / M3602A are supported with SD1 2.x software only, whereas KS2201A / KF9000A are supported with SD1 3.x software only.

Functional Block Diagram




Figure 1. M3102A input functional block diagram, all channels have identical input structure

Technical Specifications and Characteristics

General characteristics


Doministra		M3102A-CH4		Units	0			
Parameter	Min	Тур	Max	Units	Comments			
Inputs and outputs	Inputs and outputs							
Channels		4		Out				
Reference clock ¹		1		Out				
Reference clock ²		1		In				
Triggers/markers ^{1, 3}		1		In/out	Reconfigurable			
Triggers/markers ^{2, 3}		8		In/out	Reconfigurable			
Input channels overview								
Sampling rate		500		MSa/s				
Voltage resolution		14		Bits				
Input frequency	0		200	MHz				
Real-time BW		200		MHz				
Time skew		< 50		ps	Between channels			
Built-in functionalities								
Sampling rate		4			1 per channel			
Voltage resolution		4			1 per channel			
Input frequency		4			1 per channel			
Onboard memory								
RAM memory	16		2048	MBytes				

At front panel At backplane Markers available from SD1 software version v3.0 or later

I/O specifications

Analog input characteristics	
Number of channels	CH4
Sampling rate	500 MSa/s
Configurable inputs: Impedance	50Ω or $1M\Omega$ (Hi-Z)
Configurable inputs: Coupling	AC or DC
Input voltage range (50 Ω)	125 mV $_{pp}$ to 8 V $_{pp}$ (7 scales: 0.125, 0.25, 0,5, 1, 2, 4, 8 V $_{pp})$
Input voltage range (Hi-Z)	200 mV $_{pp}$ to 16 V $_{pp}$ (7 scales: 0.2, 0.4, 0.8, 2, 4, 8, 16 V $_{pp})$
Bandwidth limit filters	200 MHz
Effective number of bits (ENOB) 1	10.6 bits @ 95 MHz (typical)
Noise floor ¹	-146 dBm/Hz
SINAD ¹	66 dB @ 95 MHz (typical)
Spurious free dynamic range (SFDR) + Total Harmonic Distortion ¹	71 dBc @ 95 MHz (typical)

^{1.} Measured at -1 DBFS input signal with 1 Vpp 50Ω



Parameter	M3102A-CH4			11.26	
	Min	Тур	Max	Units	Comments
Reference clock output					
Frequency		10		MHz	
Voltage		800		mVpp	On a 50Ω load
Power		2		dBm	On a 50Ω load
Source impedance		50		Ω	AC coupled
External I/O trigger/marker					
VIH	2		5	V	
VIL	0		0.8	0.8	
Vон	2.4		3.3	V	On a high Z load
VoL	0		0.25	V	On a high Z load
Input impedance		10		ΚΩ	
Source impedance		TTL		_	
Speed		100		MHz	

Data acquisition blocks (DAQs) specifications

Demonstra	Parameter Min Typ Max Units Co	0						
Parameter		Units	Comments					
General specifications								
DAQs		10			1 per channel			
Aggregated speed		800		MSa/s	For all onboard DAQs combined			
Acquisition burst multiple		2		Samples	Burst length must be a multiple of this value			
Acquisition RAM capacity		50		Samples	Maximum depends on onboard RAM. Number of samples per cycle must be even number			
Trigger		Select			Hardware trigger (analog channels, input trigger, backplane triggers), SW/HVI trigger			
External I/O trigger/marker								
Speed		500		MSa/s	Per DAQ			
Resolution		14		Bits				

Clock system specifications

Doromotor	M3102A				Comments
Parameter	Min			Units	Comments
General specifications					
Clock frequency		500		MHz	Fixed clock

System Specifications

Environmental specifications (PXI Express)

Parameter	M3102A-CH4			Units	0		
	Min	Тур	Max	Units	Comments		
System bus							
Slots		1		Slot	PXI Express (CompactPCI Express compatible)		
PCI Express type		Gen 1		_	Chassis dependent		
PCI Express link		1		Lanes	Automatic lane negotiation, chassis dependent		
Power dissipation							
3.3V PXIe power supply		1.5		А	~ 5 W		
12V PXIe power supply		2		А	~ 24 W		

Environmental specifications (PXI Express)

Environmental ¹						
Temperature range	Operating Non-operating	0 to +45°C (10,000 feet) -40 to +70°C (up to 15,000 feet)				
Max operative altitude		4000 m (10,000 feet)				
Operating Humidity range (%RH)		10 to 95% at 40°C				
Non-operating Humidity range (%RH)		5 to 95%				
EMC		Complies with European EMC Directive - IEC/EN 61326-1 - CISPR Pub 11 Group 1, class A This ISM device is in compliance with Canadian ICES-001 Cet appareil ISM est conforme à la norme NMB-001 du Canada. This ISM device is in compliance with Australian and New Zealand RCM This ISM device is in compliance with South Korea EMC KCC				

Samples of this product have been type tested in accordance with the Keysight Environmental Test Manual and verified to be robust against the environmental stresses of Storage, Transportation and End-use; those stresses include but are not limited to temperature, humidity, shock, vibration, altitude and power line conditions. Test Methods are aligned with IEC 60068-2 and levels are similar to MIL-PRF-28800F Class 3.

www.keysight.com/find/m3102a

Learn more at: www.keysight.com

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

